Skip to content
Western Digital

Chief Memory Chip Design Engineer & Architect

San Jose, CA, United StatesUnited States
Director+ · Full-time
POSTED 30 OCTVERIFIED 4H AGO
Apply Ask
Role
9 days opentrue age
Posted 30 Oct
Pay
$253k–$336kno pay posted
Market p25–p75
$253k–$336k
SF Bay Area · n=90 · 365d to 6 Nov
CompanyWestern Digital →
338open roles
Opened · 30d
+0
Closed · 30d
−0
30d window
Market
1,289open · Director+ Software engineering
Opened · 7d
+655% of open
All software engineering
74,993open
All tracked boards · live 9 Nov · n=1,289