# Senior RTL Design Engineer at Baidu USA

> United States · Senior · Software engineering · open. Source: https://alderhq.app/jobs/greenhouse%3Abaidu%3A4499691 (read 2026-11-04).

## Facts (observed)

- Company: [Baidu USA](https://alderhq.app/companies/baidu-usa)
- Location text: Sunnyvale, CA; Sunnyvale, CA
- Where it can be done from (inferred): United States (evidence: "Location: Sunnyvale, CA; Sunnyvale, CA")
- Posted: 2022-08-22 (1535 days ago)
- First seen by alder: 2026-11-02 · last verified: 2026-11-04
- Reposted: 0 times · edited: 0 times
- Apply on the employer's site: https://job-boards.greenhouse.io/baidu/jobs/4499691
- Skills listed (inferred): Scala

## Pay and sponsorship

- Posted pay: not posted
- Market band for similar posted roles (SF Bay Area, n 839): p25 $183k, median $206k, p75 $229k

## Description (the employer's text)

### Responsibilities

• Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators.

• Microarchitecture development and specification. Ensure that knowledge is shared via great documentation and participation in a culture of collaborative design.

• Perform initial sandbox verification, and work with design verification team to create and execute thorough verification test plans.

• Work with physical implementation team to implement and optimize physical design to meet frequency, area, power goals.

• Collaborate with performance modelling team for performance exploration and optimization to meet performance goals.

### Requirements

• 8+ yrs of recent industry experience in high-performance, energy-efficient CPU designs.

• Expertise in CPU processor designs in one or more of the following areas: instruction fetch and decode; branch prediction; register renaming and instruction scheduling; scalar and/or vector execution units; load-store unit; cache and memory subsystems.

• Knowledge of RISC-V architecture is a plus.

• Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL.

• Experience with Scala and/or Chisel is a plus.

• Attention to detail and a focus on high-quality design.

• Ability to work well with others and a belief that engineering is a team sport.

• Knowledge of at least one object-oriented and/or functional programming language.

• Background of successful CPU development from architecture through tapeout.

• MS/ PhD degree in EE, CE, CS or a related technical discipline, or equivalent experience.

#LI-DNI

---
Data: alder (https://alderhq.app). Cite https://alderhq.app/jobs/greenhouse%3Abaidu%3A4499691 and the date you read it. Observed facts come from the employer's own listing; location reach, level, family and skills are inferences.